This course offers in-depth training in synthesis practices using the world-leading Synopsys Design Compiler, ensuring seamless integration into the IC industry. You’ll gain expertise in static timing analysis, formal verification, and the latest low-power design techniques with UPF. Develop essential skills for designing, verifying, and optimizing digital systems at the RTL level, preparing you for real-world SoC projects. If you aspire to become a frontend engineer, this course is essential.
This course develops the skills necessary to design, verify, and optimize digital systems at the RTL, readying yourself for dealing with complexities of real-world SoC projects. If you plan to be a frontend engineer, this course is essential for you.
請先報名課程,報名完成後即可參與討論
討論區僅於授課期間開放
凡報名任一SiCADA IC 學院的課程,皆須填寫報名問卷供管理員審核資格,請填寫下方問卷以利後續報名流程。以下資訊已自動帶入會員資料,如編輯會自動幫您更新會員個資。
※供客服聯繫,請務必確實填寫
※需填寫同護照姓名
※顯示於證書,請務必確實填寫
※供客服聯繫,請務必確實填寫
※供客服聯繫,請務必確實填寫
(上傳檔案以1個為限,內容須包含在職證明、工作證或在學證明、學生證正反面。應屆畢業生請提供畢業證書以茲證明)
※送出後無法修改,可在會員專區的訂單查詢頁檢視內容
※如有驗證問題,請與管理員聯絡
Training&Evaluation 同意書內容已更新,請點擊下方「Training&Evaluation 同意書」開啟視窗閱讀更新內容,且勾選下方同意書,確認送出後,才可繼續觀看課程影片。